• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A system device and a synchronous memory device having a secondary cache memory according to the present invention provide a control signal generating circuit which, when switching from a non-selection mode to a selection mode, Before generating a pulsed control signal for setting the section word line decoder to the operating standby state. Thereby, it is possible to prevent the activation timing of the section word line from being delayed when switching from the unselection mode to the selection mode under a high operating frequency.
    公开号:KR19990039998A
    申请号:KR1019970060274
    申请日:1997-11-15
    公开日:1999-06-05
    发明作者:이영대
    申请人:윤종용；삼성전자 주식회사；
    IPC主号:
    专利说明:

    SYSTEM APPARATUS WITH SECONDARY CACHE AND SYSTEM APPARATUS WITH SECONDARY CACHE AND SYNCHRONOUS MEMORY DEVICE
    The present invention relates to a semiconductor device, and more particularly, to a synchronous memory device provided in a secondary cache in a system device.
    A synchronous static random access memory (SRAM) device among semiconductor memory devices is an important operation in the depth expansion (DE) (or bank operation) mode when used as a secondary cache. The DE mode will be briefly described as being well known to those skilled in the art and includes at least two memory devices (hereinafter referred to as " memory devices ") that share an on-board data bus (For example, a memory device is referred to as a bank) is supplied from the one bank (for example, BANK1) to the data bus using chip selection signals, and then the data read from the other bank BANK2 is supplied to the same data bus (E.g., x32) to at least twice (e.g., x64) by outputting the output structure of the cache.
    In such a DE mode, the second bank BANK2 is unselected while data is being output from the selected first bank BANK1. On the other hand, the first bank BANK1 is deselected while the second bank BANK2 is selected and data is output from it. That is, according to the bank operation, each of the banks BANK1 and BANK2 is switched from the deselected mode (DSM) to the selected mode (SM) or from the selected mode (SM) to the unselected mode (DSM) Repeatedly and continuously. In general, a bank switched to a non-selected mode (DSM) keeps its output at high impedance (Hi-Z) and the memory cells of the unselected banks corresponding to the memory cells of the selected bank are not accessed That is, the section word line (or the row decoding path) is deactivated such that the write / read operation is not performed. In addition, the current consumed in the non-selection mode (DSM) is compared with the current consumed in the write /-.
    1 is a block diagram showing a section word line decoder and control logic according to the prior art. 2A and 2B are diagrams for comparing the speeds of unselected signals according to each row decoding path at a low operating frequency and a high operating frequency.
    Referring again to FIG. 1, a synchronous memory device, that is, a synchronous static RAM device used as a secondary cache of a microprocessor includes control logic 100 and a section word line decoder section word line decoder 120). The control logic 100 controls the signals (externally applied) when exited from the selection mode SM to the non-selection mode DSM during the DE mode (bank operation),, CS2 ,,And) For controlling the row decoding path so that the write / read operation is not performed internally by logically combining the non-selection signals). The section word line decoder 120 for selecting a section word line (SWL) receives the non-selection signal (" SWL ") from the control logic 100(DSM) and activated in the selection mode (SM).
    The non-selection signal (Are provided from outside,, CS2 ,,And), It is difficult to speed up its speed (tDES). For example, in a synchronous static random access memory device operating at a low operating frequency, a non-selection signalIs located in the middle of the decoding path, as shown in FIG. 2A. On the other hand, in a synchronous static random access memory device operating at a high operating frequency,Is located at the end of the time tMWL at which the main word line is decoded, as shown in Fig. 2B. Therefore, the non-selection signal () Acts as a limiting factor in the row decoding path when any bank is switched from non-selection mode (DSM) to selection mode (SM).
    As the speed is gradually increased, when any bank in the DE mode is switched from the unselect mode (DSM) to the select mode (SM), the non-select signalThe time tSWL at which the section word line decoder 120 is activated becomes further slower. That is, as can be seen from FIG. 2B, the higher the operating frequency is, the faster the decoding speeds tMWL and tSWL of the main word line and the section word line are decoded,Is coded is kept constant regardless of the operating frequency.
    As a result, the speed tSWL at which the section word line SWL is selected is the non-selection signal(Delayed) by the speed tDES of the control signal line SL. That is, the time at which the word line is activated is increased by the delayed time. Such a delay time may cause a write margin to decrease under a low power supply voltage (low VCC), or in the worst case a write failure may be caused and the activation of the sense amplifier circuit (see FIG. 3) The time point of activation of the word line is out of synchronization and the glitch phenomenon of the data output and the clock access time (tCD) are delayed.
    It is therefore an object of the present invention to provide a method and apparatus for controlling a section word line in a high speed operation, regardless of the speed of the unselected signal for controlling the non-selected bank to be written / read out when any bank is switched from non- And to provide a system device having the same.
    1 is a block diagram showing a section word line decoder and control logic according to the prior art;
    FIGS. 2A and 2B are diagrams for comparing the speeds of unselected signals according to respective row decoding paths at a low operating frequency and a high operating frequency; FIG.
    3 is a block diagram showing a schematic configuration of a system having a synchronous memory device according to the present invention;
    4 is a block diagram showing a configuration of a synchronous memory device according to the present invention;
    5 is an operation timing diagram for comparing the present invention with the prior art;
    FIG. 6 is a circuit diagram showing another example of the control signal generating circuit shown in FIG. 4;
    DESCRIPTION OF REFERENCE NUMERALS
    100: control logic 120: section word line decoder
    140: central processing unit 160: secondary cache memory
    180: external clock generator 200: memory cell array
    220: internal clock generator 240: clock driver
    260: address buffer 280: row pre-decoder
    300: first row decoder 320: second row decoder
    340: control signal generating circuit
    (Configuration)
    According to an aspect of the present invention, there is provided a synchronous memory device operating in synchronism with an external clock signal, the synchronous memory device comprising: a memory cell having a plurality of memory cells arranged in a matrix of rows and columns; An array; A plurality of first word lines; A plurality of second word lines; The ratio of the second word line to the first word line is 1: n, where n is an integer greater than 1; A clock generator for generating an internal clock signal synchronized with the external clock signal; Control logic for synchronizing the internal clock signal and generating a non-selection signal indicating that the memory device is unselected; A first select signal for selecting one of the second word lines and a second select signal for selecting one of the first word lines and the second select line corresponding to the selected second word line, A first decoder for generating a second selection signal for selecting one of the first selection signal and the second selection signal; A control signal generating means for receiving the non-selection signal and generating a control signal synchronized with the internal clock signal; A second decoder for receiving the first and second select signals when the memory device is selected and for selecting a first word line addressed by the row address signals in response to the control signal; When the memory device is switched from the non-selected state to the selected state, the control signal of the control signal generating means is activated during a cycle in which the non-selected signal is activated, And is deactivated before being provided to the second decoder.
    In this embodiment, the control logic is characterized in that signals for informing input of chip selection signals and address information related to the burst operation are provided from the outside.
    In this embodiment, the memory cells are configured as static cells.
    In this embodiment, the control signal generating means includes: a first inverter for inverting the non-selection signal; A NAND gate having a first input terminal to which the internal clock signal is applied, a second input terminal to which the inverted non-selection signal is applied, and an output terminal to output a signal in which the two signals are combined; And a second inverter for inverting the combined signal and outputting the control signal as the control signal.
    In this embodiment, the control signal generating means includes an inverter for inverting the non-selection signal; A first NAND gate having a first input terminal to which the internal clock signal is applied, a second input terminal to which the inverted non-selection signal is applied, and an output terminal to output a signal in which the two signals are combined; A first input terminal for receiving said combined signal from said first NAND gate, a second input terminal for receiving a signal indicating that memory cells associated with said selected first word line have been repaired, And a second NAND gate having an output terminal for outputting the control signal as the control signal.
    According to a further feature of the present invention there is provided a system arrangement comprising at least two synchronous memory devices, which are provided as a secondary cache, which share a central processing unit, a data bus and the data bus, A memory cell array having a plurality of memory cells arranged in a matrix of rows and columns; A plurality of sub word lines; A plurality of main word lines; The ratio of the second word line to the first word line is 1: n, where n is an integer greater than 1; A clock generator for generating an internal clock signal synchronized with the external clock signal; Control logic for synchronizing the internal clock signal and generating a non-selection signal indicating that the memory device is unselected; A first select signal for selecting one of the second word lines and a second select signal for selecting one of the first word lines and the second select line corresponding to the selected second word line, A first decoder for generating a second selection signal for selecting one of the first selection signal and the second selection signal; A control signal generating means for receiving the non-selection signal and generating a control signal synchronized with the internal clock signal; A second decoder for receiving the first and second select signals and selecting a first word line addressed by the row address signals in response to the control signal; When the respective synchronous memory devices are switched from the non-selected state to the selected state, the control signal generating means generates the control signal for the second decoder to be in the operation waiting state The control signal is deactivated.
    (Action)
    With such a device, the section word line decoder can be set in advance to the operation standby state when the non-selection mode is switched to the selection mode.
    (Example)
    Reference will now be made in detail to the preferred embodiments of the present invention with reference to FIGS. 3 to 6. FIG.
    Referring to FIG. 4, the novel synchronous memory device of the present invention provides a control signal generating circuit 340, wherein the control signal generating circuit 340 generates a control signal, Before the word line is addressed, the section word line decoder 120 is placed in an operation wait state (i.e.,(A low state)). Thereby, it is possible to prevent the activation timing of the section word line from being delayed when switching from unselect mode (DSM) to select mode (SM) under high operating frequency.
    3 is a block diagram showing a schematic configuration of a system having a synchronous memory device according to the present invention.
    3, the system apparatus includes a central processing unit (CPU) 130 and a cache memory 160. The cache memory 160 includes at least two banks 162 and 164). Each of the banks 162 and 164 is a synchronous memory device that operates in synchronization with the external clock signal XCLK, and in particular, a synchronous static RAM device (also referred to as a burst static RAM device) It is well known to those who have gained knowledge in this field. As described above, when one of the two banks 162 and 164 is in the select mode and the other is in the non-select mode < RTI ID = 0.0 > The selected bank is used to receive address signals and control signals (e.g., signals for controlling chip select signals and burst operations) (e.g.,,, CS2 ,,And), While a write / read operation is not performed by the signals in the non-selected bank. Here, the signals (,And CS2 ) Are signals for selecting the corresponding bank, and signals (,And) Are signals related to the burst operation.
    When the arbitrary bank is switched from the unselect mode (DSM) to the select mode (SM), the time tSWL at which the section word line (SWL) of the corresponding bank is activated becomes the non-selection signal) Is a problem in the prior art. FIG. 4 is a block diagram illustrating a configuration of a bank, that is, a synchronous memory device according to a preferred embodiment of the present invention. 5 is an operation timing chart for comparing the speeds of unselected signals according to the present invention and prior art. Hereinafter, the present invention will be described with reference to Figs. 4 and 5. Fig.
    4, the synchronous memory device of the present invention includes a control logic 100, a memory cell array 200, an internal clock generator 220, a clock driver 240, An address buffer 260, a row pre-decoder 280, a first row decoder 300, a second row decoder 320, a section word line decoder 120 and a control signal generating circuit 340.
    Since the control logic 100 is the same as that of FIG. 1, a description thereof is omitted here. The memory cell array 200 includes a plurality of memory cells (i.e., static RAM cells) arranged in a matrix of rows and columns, a plurality of section word lines SWLm (where m is an integer) (MWLn), where n is an integer. Here, the ratio of the main word lines MWLn to the section word lines SWLm is 1: X (where X is an integer). However, for convenience, only one main word line MWL1 and a corresponding one section word line SWL1 are shown. However, it is apparent that other word lines not shown also have the same configuration.
    The internal clock generator 220 generates a first internal clock signal K1 synchronized with the external clock signal XCLK provided from the external clock generator 180 of FIG. The address buffer 260 includes TTL level row address signals RAi (where i is an integer) for addressing the section word lines, which are provided from the central processing unit 100 of FIG. 3 Into row address signals RAi of CMOS level.
    The first row decoder 300 receives the address signals PDRA_A pre-decoded by the row pre-decoder 280 and synchronized with the clock signal PWL driven by the clock driver 240, And selects one of the word lines MWLn. Thus, as shown in Figure 5, the selected word line is connected to a clock signal). The second row decoder 320 then receives the pre-decoded address signals PDRA_B by the row pre-decoder 280 and selects one of the section word lines associated with the selected main word line (e.g., MWL1) (E.g., SWL1).
    A control signal generating circuit 340 receives a non-selection signal (not shown) provided from the control logic 100For activating the section word line decoder 120 in the select mode SM and for deactivating the section word line in the unselect mode (DSM), and for receiving the clock signal PWL provided from the clock driver 240, The pulsed, control signal (). The circuit 340 comprises two inverters IV1 and IV2 and one NAND gate G1.
    5, when switching from the selection mode SM to the unselect mode (DSM), the control circuit 100 outputs a non-selection signal (a high level to a low level)). Since the non-selection signal is generated by combining external signals, the non-selection signal transits to a low level relatively later than the clock signal PWL generated from the clock driver 240. Therefore, when a write / read operation is performed in the selected bank, the main word line MWL1 of the bank not selected by the address signals RAi associated therewith is selected, but the section word line decoder 120 corresponding to the non- Level control signal < RTI ID = 0.0 >). That is, even if the NMOS transistors MN1 and MN2 of the decoder 120 are energized, the control signal generating circuit 340 outputs a high level control signalThe section word line SWL1 is deactivated to a low level. At this time,Is pulsed by the clock signal PWL during the unselect mode.
    Subsequently, the row address signals RAi for selecting one of the section word lines SWLm when the unselected bank is selected, that is, when switching from the unselect mode (DSM) to the select mode (SM) Is decoded through the row pre-decoder 280, the first and the row decoder 300 and the second row decoder 320 in synchronization with the internal clocks K1, K2 and PWL. At this time, as shown in FIG. 5, the non-selection signal () Is activated to the low level, the control signal(E.g., MWL1) and the section word line (e.g., SWL1) are addressed in the select mode SM because they are coded with the clock signal PWL provided from the clock driver 240 The section word line decoder 120 corresponding to the word line decoder 120 remains in the operation waiting state. Therefore, as shown in FIG. 5, the activation timing of the section word line corresponding to the selected bank is changed to the non-selection signal) That is, the control signal). As a result, even if the operating frequency is increased, the non-selection signal () And a control signal pulsed by the clock signal (It is obvious that the activation timing of the section word line is not delayed.
    The timing at which the section word line is activated when switching from the unselected mode to the select mode is well illustrated in FIG. That is, in the conventional case, the time point at which the section word line is activated by the inverted non-selection signal DESELECT is delayed to the point EP2 which is later than the original activation point EP1. On the other hand, in the case of the present invention, when the non-selection mode to the selection mode is called, the pulsed low level control signalThe section word line decoder 120 is set to the operation standby state before the section word line is addressed in the selection mode. Thus, the addressed word line at the activation point EP1 is activated.
    6 is a circuit diagram showing another example of the control signal generating circuit shown in FIG. In general, deactivating the addressed section word line means that in the synchronous memory device used as the secondary cache, when the section word line of the non-selected bank in the DE mode is deactivated and the memory cells associated with the addressed section word line are repaired . Therefore, the inverter IV2 of FIG. 4 is replaced with the NAND gate G2 and the repair signal). The signal () Is a low level during a repair operation and a signal maintained at a high level during normal operation. As a result, the activation time of the section word line is not delayed at the time of repair operation or mode switching.
    As described above, when the bank is switched from the non-selection mode to the selection mode, the activation of the section word line in the high-speed operation is delayed by setting the section word line decoder to the operation standby state in advance during the clock cycle of the non- .
    权利要求:
    Claims (6)
    [1" claim-type="Currently amended] A synchronous memory device operating in synchronization with an external clock signal, comprising:
    A memory cell array having a plurality of memory cells arranged in a matrix of rows and columns;
    A plurality of first word lines;
    A plurality of second word lines;
    The ratio of the second word line to the first word line is 1: n, where n is an integer greater than 1;
    A clock generator for generating an internal clock signal synchronized with the external clock signal;
    Control logic for synchronizing the internal clock signal and generating a non-selection signal indicating that the memory device is unselected;
    A first select signal for selecting one of the second word lines and a second select signal for selecting one of the first word lines and the second select line corresponding to the selected second word line, A first decoder for generating a second selection signal for selecting one of the first selection signal and the second selection signal;
    A control signal generating means for receiving the non-selection signal and generating a control signal synchronized with the internal clock signal;
    A second decoder for receiving the first and second select signals when the memory device is selected and for selecting a first word line addressed by the row address signals in response to the control signal;
    When the memory device is switched from the non-selected state to the selected state, the control signal of the control signal generating means is activated during a cycle in which the non-selected signal is activated, And is deactivated prior to being provided to the second decoder.
    [2" claim-type="Currently amended] The method according to claim 1,
    Wherein the control logic is provided with signals informing from outside the input of chip select signals and address information related to the burst operation.
    [3" claim-type="Currently amended] The method according to claim 1,
    Wherein the memory cells comprise static cells.
    [4" claim-type="Currently amended] The method according to claim 1,
    The control signal generating means comprises: a first inverter for inverting the non-selection signal; A NAND gate having a first input terminal to which the internal clock signal is applied, a second input terminal to which the inverted non-selection signal is applied, and an output terminal to output a signal in which the two signals are combined; And a second inverter for inverting the combined signal and outputting the control signal as the control signal.
    [5" claim-type="Currently amended] The method according to claim 1,
    The control signal generating means includes an inverter for inverting the non-selection signal; A first NAND gate having a first input terminal to which the internal clock signal is applied, a second input terminal to which the inverted non-selection signal is applied, and an output terminal to output a signal in which the two signals are combined; A first input terminal for receiving said combined signal from said first NAND gate, a second input terminal for receiving a signal indicating that memory cells associated with said selected first word line have been repaired, And a second NAND gate having an output terminal for outputting the control signal as the control signal.
    [6" claim-type="Currently amended] CLAIMS What is claimed is: 1. A system arrangement comprising at least two synchronous memory devices, the central processing unit being provided as a secondary cache, the data bus and the data bus,
    Each synchronous memory device comprising:
    A memory cell array having a plurality of memory cells arranged in a matrix of rows and columns;
    A plurality of sub word lines;
    A plurality of main word lines;
    The ratio of the second word line to the first word line is 1: n, where n is an integer greater than 1;
    A clock generator for generating an internal clock signal synchronized with the external clock signal; Control logic for synchronizing the internal clock signal and generating a non-selection signal indicating that the memory device is unselected;
    A first select signal for selecting one of the second word lines and a second select signal for selecting one of the first word lines and the second select line corresponding to the selected second word line, A first decoder for generating a second selection signal for selecting one of the first selection signal and the second selection signal;
    A control signal generating means for receiving the non-selection signal and generating a control signal synchronized with the internal clock signal;
    A second decoder for receiving the first and second select signals and selecting a first word line addressed by the row address signals in response to the control signal;
    When the respective synchronous memory devices are switched from the non-selected state to the selected state, the control signal generating means generates the control signal for the second decoder to be in the operation waiting state Wherein the control signal is deactivated in response to the control signal.
    类似技术:
    公开号 | 公开日 | 专利标题
    DE19612407B4|2006-02-02|Semiconductor memory device
    US5471430A|1995-11-28|Test circuit for refresh counter of clock synchronous type semiconductor memory device
    TW509949B|2002-11-11|Semiconductor memory having a redundancy judgment circuit
    JP3968733B2|2007-08-29|Semiconductor memory device with power saving function
    EP0788110B1|2003-10-22|Semiconductor memory device with a pipe-line operation
    US6246620B1|2001-06-12|Semiconductor memory device
    US7327613B2|2008-02-05|Input circuit for a memory device
    EP0640980B1|2001-10-17|Semiconductor memory having a plurality of banks
    KR100306857B1|2001-10-29|Synchronous semiconductor memory device capable of high speed reading and writing
    US5959930A|1999-09-28|Multi-bank synchronous semiconductor memory device
    JP4184104B2|2008-11-19|Semiconductor device
    KR100381968B1|2004-03-24|High speed action DRAM
    US6407950B2|2002-06-18|Semiconductor memory device capable of implementing redundancy-based repair efficiently in relation to layout and operating speed and semiconductor integrated circuit device having such semiconductor memory device
    US5783958A|1998-07-21|Switching master slave circuit
    JP4003841B2|2007-11-07|Multi-bank semiconductor memory device
    TWI221291B|2004-09-21|Semiconductor memory device with reduced power consumption and with reduced test time
    KR100319441B1|2002-01-09|Integrated memory
    JP4745169B2|2011-08-10|Semiconductor memory device
    US4719602A|1988-01-12|Memory with improved column access
    KR920011002B1|1992-12-26|Semiconductor memory device with speedy writing function
    US7321991B2|2008-01-22|Semiconductor memory device having advanced test mode
    US7151713B2|2006-12-19|Semiconductor memory device
    KR101383190B1|2014-04-09|Dual power scheme in memory circuit
    KR0174631B1|1999-04-01|Method and apparatus for multiple memory bank selection
    KR100675295B1|2007-01-29|Semiconductor memory device
    同族专利:
    公开号 | 公开日
    US5963503A|1999-10-05|
    KR100257867B1|2000-06-01|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    法律状态:
    1997-11-15|Application filed by 윤종용, 삼성전자 주식회사
    1997-11-15|Priority to KR1019970060274A
    1999-06-05|Publication of KR19990039998A
    2000-06-01|Application granted
    2000-06-01|Publication of KR100257867B1
    优先权:
    申请号 | 申请日 | 专利标题
    KR1019970060274A|KR100257867B1|1997-11-15|1997-11-15|System apparatus with secondary cache and synchronous memory device|
    [返回顶部]